An FPGA-based Topographic Computer for Binary Image Processing

TítuloAn FPGA-based Topographic Computer for Binary Image Processing
AutoresAlejandro Nieto, Víctor M. Brea and David L. Vilariño
TipoCapítulo de libro
Fonte Image Processing, Olajnica, Vukovar (Croatia), In-Tech, pp. 493-526 , 2009.
AbstractIn this chapter, a pixel-parallel binary image computer is approached. The architecture consists of a 2D array of processing elements based on the simple instruction and multiple data paradigm. The spatial arrangement allows to associate one processor to one pixel or to a reduced number of pixels of the image and consequently to exploit the inherent parallelism in visual computing. A 48x48 processor array has been implemented and tested on a Xilinx Virtex II FPGA. Several examples of practical applications are included to show the efficiency of the proposed system. In addition, based on the International Technology Roadmap for Semiconductors an estimate of how the increasing integration density will affect both FPGA and ASIC solutions is discussed. From this study, some conclusions about the capabilities of state-of-the-art or near-future generations of FPGA to host processor arrays with practical size are made.
Palabras chaveImage Processing, Computer Vision, FPGA, Hardware Implementations

Programas científicos