PhD Defense: «New Hardware Support for Transactional Memory and Parallel Debugging in Multicore Processors»

Data: 
venres, 20 setembro, 2013 - 11:00
Lugar: 
Salón de Actos da ETSE
Poñente(s): 
Lois Orosa Nogueira (Investigador predoutoral do CiTIUS)
Idioma: 
Inglés
Streaming: 
Este evento emitirase en directo. A ligazón á emisión poñerase aquí cando esté dispoñible.

This thesis contributes to the area of hardware support for parallel programming by introducing new hardware elements in multicore processors, with the aim of improving the performance and optimize new tools, abstractions and applications related with parallel programming, such as transactional memory and data race detectors. Specifically, we configure a hardware transactional memory system with signatures as part of the hardware support, and we develop a new hardware filter for reducing the signature size.

We also develop the first hardware asymmetric data race detector (which is also able to tolerate them), based also in hardware signatures. Finally, we propose a new module of hardware signatures that solves some of the problems that we found in the previous tools related with the lack of flexibility in hardware signatures.